Secure-Life Electronics

Actuation and Control Research CORE Functional Devices and Materials Research CORE Information Processing/Network Research CORE Sensing Research CORE
TOP > WEB Mart > Information/Network

Contents Menu

WEB Mart

Turn Back

Open Source Hardware for Real-Time and Low-Power Image Processing Engines

Information/Network

Image Processing, FPGA, Real-Time, Low-Power, Hardware

 We are now trying to implement state-of-the art image processing algorithms onto FPGA for mobile and robot applications, where real-time, low-power implementation is required. We are also working on hardware architecture design and algorithm optimization/reconsideration for efficient processing. In addition, we would like to make all the source files such as Verilog codes and schematics of the boards as open source so that anyone can use and contribute to them.

Concept of our open-source hardware

Concept of our open-source hardware

Contact Toshihiko Yamasaki(Department of Information and Communication Engineering, Graduate School of Information Science and Technology)
E-mail
URL http://www.hal.t.u-tokyo.ac.jp/ja/index.html
References 1. Y. Yamanaka, T. Yamasaki, K. Aizawa, “Histogram of Oriented Gradients algorithm for hardware implementation,” 72nd National Convention of IPSJ, 2Y-7, pp. 2-663-2-664, March 9-11, 2010. (in Japanese)
Top of Page